Frage zu Artikel "Delay Fault Testing for VLSI Circuits"