VLSI-SoC: Design Methodologies for SoC and SiP

16th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2008, Rhodes Island, Greece, October 13-15, 2008, Revised Selected Papers
Buch | Hardcover
XII, 285 Seiten
2010 | 2010
Springer Berlin (Verlag)
978-3-642-12266-8 (ISBN)
83,46 inkl. MwSt
This book contains extended and revised versions of the best papers that were p- sented during the 16th edition of the IFIP/IEEE WG10.5 International Conference on Very Large Scale Integration, a global System-on-a-Chip Design & CAD conference. The 16th conference was held at the Grand Hotel of Rhodes Island, Greece (October 13-15, 2008). Previous conferences have taken place in Edinburgh, Trondheim, V- couver, Munich, Grenoble, Tokyo, Gramado, Lisbon, Montpellier, Darmstadt, Perth, Nice and Atlanta. VLSI-SoC 2008 was the 16th in a series of international conferences sponsored by IFIP TC 10 Working Group 10.5 and IEEE CEDA that explores the state of the art and the new developments in the field of VLSI systems and their designs. The purpose of the conference was to provide a forum to exchange ideas and to present industrial and research results in the fields of VLSI/ULSI systems, embedded systems and - croelectronic design and test.

Physical Design Issues in 3-D Integrated Technologies.- Universal Methodology to Handle Differential Pairs during Pin Assignment.- Analysis and Design of Charge Pumps for Telecommunication Applications.- Comparison of Two Autonomous AC-DC Converters for Piezoelectric Energy Scavenging Systems.- Trapping Biological Species in a Lab-on-Chip Microsystem: Micro Inductor Optimization Design and SU8 Process.- Fine-Grain Reconfigurable Logic Cells Based on Double-Gate MOSFETs.- Timed Coloured Petri Nets for Performance Evaluation of DSP Applications: The 3GPP LTE Case Study.- Real-Time Biologically-Inspired Image Exposure Correction.- A Lifting-Based Discrete Wavelet Transform and Discrete Wavelet Packet Processor with Support for Higher Order Wavelet Filters.- On the Comparison of Different Number Systems in the Implementation of Complex FIR Filters.- Time Efficient Dual-Field Unit for Cryptography-Related Processing.- A Temperature-Aware Placement and Routing Algorithm Targeting 3D FPGAs.- A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication.- Fast Instruction Memory Hierarchy Power Exploration for Embedded Systems.- Timing Error Detection and Correction by Time Dilation.

Erscheint lt. Verlag 6.4.2010
Reihe/Serie IFIP Advances in Information and Communication Technology
Zusatzinfo XII, 285 p.
Verlagsort Berlin
Sprache englisch
Maße 155 x 235 mm
Gewicht 619 g
Themenwelt Informatik Theorie / Studium Algorithmen
Informatik Weitere Themen Hardware
Schlagworte Algorithm analysis and problem complexity • algorithms • analytical model • bio-inspired computing • CAD • Calculus • Chip integration • concurrent testing • cryptography • Design • Design Methodology • discrete approximations • Elliptic Curve Cryptography • Embedded Systems • error detection • High Dynamic Range Imaging • Logic • magnetic actuators • Networks on Chips • Optimization • real-time image enhancement • SoC • System-on-a-Chip Design • topology reconfiguration
ISBN-10 3-642-12266-3 / 3642122663
ISBN-13 978-3-642-12266-8 / 9783642122668
Zustand Neuware
Haben Sie eine Frage zum Produkt?
Wie bewerten Sie den Artikel?
Bitte geben Sie Ihre Bewertung ein:
Bitte geben Sie Daten ein:
Mehr entdecken
aus dem Bereich
IT zum Anfassen für alle von 9 bis 99 – vom Navi bis Social Media

von Jens Gallenbacher

Buch | Softcover (2021)
Springer (Verlag)
29,99
Graphen, Numerik und Probabilistik

von Helmut Harbrecht; Michael Multerer

Buch | Softcover (2022)
Springer Spektrum (Verlag)
32,99