High Performance Multi-Channel High-Speed I/O Circuits
Seiten
2013
Springer-Verlag New York Inc.
978-1-4614-4962-1 (ISBN)
Springer-Verlag New York Inc.
978-1-4614-4962-1 (ISBN)
This book describes design techniques that can be used to mitigate crosstalk in high-speed I/O circuits. Readers will learn to avoid the data performance cliff, with circuits and design techniques described for novel, low power crosstalk cancellation methods that are easily combined with current ISI mitigation architectures.
This book describes design techniques that can be used to mitigate crosstalk in high-speed I/O circuits. The focus of the book is in developing compact and low power integrated circuits for crosstalk cancellation, inter-symbol interference (ISI) mitigation and improved bit error rates (BER) at higher speeds. This book is one of the first to discuss in detail the problem of crosstalk and ISI mitigation encountered as data rates have continued beyond 10Gb/s. Readers will learn to avoid the data performance cliff, with circuits and design techniques described for novel, low power crosstalk cancellation methods that are easily combined with current ISI mitigation architectures.
This book describes design techniques that can be used to mitigate crosstalk in high-speed I/O circuits. The focus of the book is in developing compact and low power integrated circuits for crosstalk cancellation, inter-symbol interference (ISI) mitigation and improved bit error rates (BER) at higher speeds. This book is one of the first to discuss in detail the problem of crosstalk and ISI mitigation encountered as data rates have continued beyond 10Gb/s. Readers will learn to avoid the data performance cliff, with circuits and design techniques described for novel, low power crosstalk cancellation methods that are easily combined with current ISI mitigation architectures.
Introduction.- 2x6 Gb/s MIMO Crosstalk Cancellation and Signal Reutilization Scheme in 130 nm CMOS Process.- 4x12 Gb/s MIMO Crosstalk Cancellation and Signal Reutilization Receiver in 65 nm CMOS Process.- Adaptive XTCR, AGC, and Adaptive DFE Loop.- Research Summary & Contributions.- References.- Appendix A: Noise Analysis.- Appendix B: Issues of Applying Consecutive 2x2 XTCR on Multi-Lane I/Os (≥ 4).- Appendix C: Transmitter-Side Discrete-Time FIR XTC Filter versus Receiver-Side Analog-IIR XTC Filter.- Appendix D: Line Mismatch Sensitivity.- Appendix E: Input Matching for 4x4 XTCR Receiver Test Bench.- Appendix F: Bandwidth Improvement by Technology Scaling.
Reihe/Serie | Analog Circuits and Signal Processing |
---|---|
Zusatzinfo | 44 Illustrations, color; 20 Illustrations, black and white; X, 89 p. 64 illus., 44 illus. in color. |
Verlagsort | New York, NY |
Sprache | englisch |
Maße | 155 x 235 mm |
Themenwelt | Technik ► Elektrotechnik / Energietechnik |
Schlagworte | Analog Circuits and Signal Processing • Channel Inter-Symbol Interference • Crosstalk Cancellation and Signal Reutilization • Crosstalk Channel Modeling • High-Speed Chip-to-Chip Communications • Multi-Channel High-Speed I/O Circuits • wireless communication |
ISBN-10 | 1-4614-4962-6 / 1461449626 |
ISBN-13 | 978-1-4614-4962-1 / 9781461449621 |
Zustand | Neuware |
Haben Sie eine Frage zum Produkt? |
Mehr entdecken
aus dem Bereich
aus dem Bereich
DIN-Normen und Technische Regeln für die Elektroinstallation
Buch | Softcover (2023)
Beuth (Verlag)
86,00 €
Kolbenmaschinen - Strömungsmaschinen - Kraftwerke
Buch | Hardcover (2023)
Hanser (Verlag)
49,99 €