Frage zu Artikel "Minimizing and Exploiting Leakage in VLSI Design"