Frage zu Artikel "Power Trade-offs and Low-Power in Analog CMOS ICs"